Abstract-In this paper, a compact low-power (LP) low-voltage (LV) metal-oxide-semiconductor-only (MOS-only) variable gain amplifier (VGA) is introduced. This amplifier based on complementary MOS (CMOS) transistors operating in strong inversion is composed of a pseudo-exponential current-to-voltage converter, analog multiplier, and output stage. The gain of the amplifier is controlled exponentially by a novel wide-range pseudoexponential current-to-voltage converter implemented with two back-to-back connected current mirrors exhibiting superb exponential characteristic. Also, a new LV/LP composite transistor is introduced to increase the input dynamic range of the multiplier. The amplifier is fabricated using a 2-m MOSIS n-well process, and its simulation and measurement results are shown in detail.
I. INTRODUCTION
A LTHOUGH lower supply voltage directly translates to lower power consumption in digital circuits, a similar conclusion cannot necessarily be drawn for analog circuits. Therefore, low-power (LP) analog design raises its own challenges that should be met under the constraints of low-voltage (LV) design. Furthermore, in the era of mixed-mode integrated circuits, the design of analog circuits should be carried out in the presence of noisy digital circuits with a technology optimized not for analog, but for digital circuits [1] - [3] . This is one reason why analog integrated circuits with wide dynamic range have gained so much attention in recent years, particularly for LV LP applications [4] - [6] .
In this paper, we introduce a compact LV and LP variable gain amplifier (VGA) with wide dynamic range, which can be found in numerous applications in communication systems and audio/video analog signal-processing circuits. The voltage gain or the transconductance of the VGA can be varied by a control voltage or current. In most existing strong-inversion metal-oxide-semiconductor (MOS) designs, a variable gain is achieved by controlling the bias current of a differential pair. However, this approach is not well suited for applications where wide-gain variation is required at LV and LP levels. This is mainly due to the square-root dependency of the differential pair transconductance on the bias current. For instance, in order to achieve a 30-dB gain variation, the differentialpair bias current must be varied in the range of 1x-1000x. Some designs attempt to avoid large-bias current variation by using two or more differential pairs in cascade; resulting in smaller required gain variation range per stage. A more serious drawback of the differential pair is its rather limited input voltage range. Unfortunately, cascading differential pairs has an adverse effect in that the subsequent differential pairs may have to experience increasing levels of signal amplitudes. It can be shown that the maximum-input differential voltage which can be applied to an nMOS or pMOS differential pair without severe distortion is limited to a few tenths of a volt and is given by [7] (1) where is the differential-pair bias current. Alternatively, and as we will see in this paper, an analog multiplier can be designed to circumvent the above problems and operate as a LV ( 3) VGA with a much larger input voltage range and a large gain control range achieved at significantly lower power consumption levels. In general, the output current of a four-quadrant analog multiplier can be expressed as (2) where is a constant with units [A/V ]. If required, a resistor or a transresistor element can be used at the output to convert the output current signal into a voltage signal.
A VGA with an exponential-gain control characteristic is desired in applications where wide-gain control range is required; i.e., the gain should increase monotonically on a decibel scale with linear increments in gain control signal (i.e., decibel linear). To fulfill this need, a new complementary-MOS-only (CMOS-only) pseudo-exponential voltage generator is designed to map the input gain control signal (which could be current or voltage) into a corresponding exponential voltage. Section II describes such a voltage generator. Fig. 1 shows how an analog multiplier can be used as a VGA. The input signal is differentially applied to one pair of input terminals, labeled and , and the exponential voltage is applied to the second pair of terminals, labeled
and . The output current of the multiplier, which is proportional to the product of the two input differential voltages, i.e. and , can subsequently be converted into a voltage using a simple resistive load or a gain stage with proper transresistance. A key feature here in achieving very low power is the fact that the dc-bias current is fixed, i.e., not used in gain control. However, the input voltage range is often limited in analog multiplier circuits, particularly under low-supply conditions. To further extend the input voltage range, a new LV composite transistor is introduced in Section III and used in the design of the multiplier and VGA in Section IV. This new VGA can achieve wide-input voltage range and LP consumption as well as LV operation (3 V or less depending on bias current levels and the VLSI technology used). Minimum supply levels are discussed. Noise analysis of the VGA is also given in the Appendix.
II. EXPONENTIAL CURRENT-TO-VOLTAGE CONVERTER
In this section, the design of a new current-to-voltage converter with exponential characteristics [8] , [9] is described. This converter, as shown in the block diagram of Fig. 1 , is responsible for generating an exponential voltage to control the gain of the VGA. Here, the input control signal is assumed to be a current. However, as we will see shortly, due to the constant input resistance of the converter, a voltage-gain control signal can be used as well.
There is no intrinsic logarithmic device in strong inversion CMOS technology. One possibility is to generate the required exponential characteristic using parasitic bipolar devices [10] . Alternatively, a new pseudo-exponential voltage generator is introduced in this section. This very compact and powerefficient sub-circuit offers a superb exponential characteristic.
Let us examine the circuit shown in Fig. 2(a) , which is a back-to-back connection of two current mirrors. The gain control signal is a bidirectional current with positive direction chosen to be outward. Assuming , we have
Using the fact that , we obtain (4) exp(2ny) with n = 1 and n = 2 and f (y) with n = 1 and 2 as a function of y. This figure also shows the regions where the error is less than 2% and 5% when n = 2.
Substituting (4) into (3) yields
The ratio of the two currents and can be written as (7) where , , and . The function is a close approximation of the exponential function . Fig. 2 (b) shows with [11] and and with and on semilogarithmic coordinates, and defines the range where the approximation with holds within less than 2% and 5% error. Note that a larger yields a larger control range for . Fig. 3(a) shows the simulated currents and in Fig. 2 (a) as a function of the control current . As stated previously, can assume both positive and negative values. The accuracy of the approximation is shown more clearly by plotting the graph on a semilogarithmic scale, as depicted in Fig. 3 (c), which shows a control range of 40 dB. The two current mirrors of Fig. 2 (a) have another interesting characteristic, as revealed by (4), which is a constant linear resistance at the input terminal. The resistance can simply be found by examining (4) and can be expressed as (8) The negative sign in (4) appears because the positive direction of is chosen to be outward, as shown in Fig. 2 (a). A constant input resistance implies that the circuit is responsive to a gain control voltage as well as a gain control current. This property is useful if the gain control signal is in voltage form. Fig. 4(a) shows the simulated input voltage-current characteristics of this circuit where the slope of the line represents the input conductance. Note that should vary from almost 1.2 to 1.9 V in order to obtain the same effect as sweeping from 30 to 30 A. The measured voltage-current characteristic is shown in Fig. 4(b) . Fig. 5 shows the complete circuit diagram of the pseudoexponential voltage generator. The current mirror -is used to direct the current to the drains of and . A constant resistance, similar to in (8) , is seen at the common drain node of the two diode connected transistors and , which is also the gate of . It converts the current to a voltage , which can be expressed by (4) with replaced by . Transistor operates in the triode region and acts as a voltage-controlled resistor. For small drain-source voltages, the resistance exhibited by is given by (9) Hence, flows through and generates a drain-source voltage proportional to . Fig. 6 shows the simulated and measured drain-source voltage of using both linear and logarithmic scales versus , which shows close to 30-dB control voltage range. This figure also depicts variations of the output voltage with temperature. In the temperature range of 25 C-75 C, the output exhibits about 1.7-dB maximum variation from the nominal value at 25 C. Note that the minimum supply voltage under which the circuit operates properly is . Device sizes of the input current mirrors should be large enough to accommodate voltage variations caused by changes in the control current .
III. LV CMOS COMPOSITE TRANSISTOR
The high equivalent threshold voltage of the simple square-law CMOS-pair composite transistor [12] , [13] , shown in Fig. 7(a) , can limit its application in LV analog circuit design. This section introduces a new LV (low-) square-law composite transistor with improved input voltage range. While capable of operating at lower supply voltages, the new device shares the most important feature of the simple composite transistor, i.e., offering two high-impedance terminals to control the current through the device.
A folded structure is used to decrease the required turn-on voltage of the composite transistor. This concept is depicted in Fig. 7(b) . A simple level shifter is added between the sources of the two transistors. The voltage gain of the level shifter is ideally assumed to be one. If the level shifter shifts the voltage by , then the new composite device operates when and thereby extends the operating region of the composite transistor by the same amount. The nMOS and pMOS transistors in the composite CMOS pair [see Fig. 7(a) ] share the same current. To reconstruct the same condition, a current mirror is added to redirect the drain current of the nMOS transistor to the source of the pMOS transistor and guarantees equal currents flowing through the nMOS and pMOS transistors, maintaining the operation of the original composite transistor of Fig. 7(a) .
The circuit implementation of the modified composite transistor, suitable for LV applications, is shown in Fig. 7(c) . A simple-source follower stage with a current source load is used to shift the voltage at the source of by almost and feeds it to the source of . A more rigorous analysis of the circuit is given below.
A. Analysis of the LV Composite Transistor
Using the square-law model of a MOS transistor, the currents through , shown in Fig. 7(c) , are written as
Equations (10)- (12) can be rewritten in the form of 
Using the fact that and , we can write (16) where . In the case where , the above equation can be simplified and written in the conventional form of (17) with the equivalent threshold voltage defined as . Note that can be reduced by increasing , i.e., at the expense of increased dc power consumption. The conditions for operation in the saturation region are and , where and denote saturation voltages of the current source and , respectively. Fig. 8(a) shows the simulated drain current of the new LV composite transistor as a function of gate and source voltages, while Fig. 8(b) shows the measured results.
The measured drain current of the LV composite transistor along with simulated drain current and numerical evaluations of (17) are shown in Fig. 9(a) . This figure further justifies the assumption made in driving (17) . Fig. 9(b) shows the frequency characteristic of the drain current for four different values of gate-to-source voltage.
IV. THE VGA
In Section III, a new LV square-law composite transistor was introduced. A well-known technique for designing CMOS four-quadrant analog multipliers is based on the square-law characteristics of a MOS transistor. One possibility is to use four cross-coupled square-law MOS transistors to build the multiplier [14] , [15] with an output current given by (2) . In this section, we use four LV composite transistors to implement a multiplier, as shown in Fig. 10(a) , where and act as input terminals of the VGA and and are connected to of Fig. 5 and are acting as the gain control terminals of the VGA. The output current of the VGA ( ) is obtained by evaluating and follows (2) with . Fig. 10(b) shows the die photograph of the VGA implemented in a 2-m CMOS MOSIS process. Fig. 11(a) shows the input voltage range of the multiplier in three dimensions, with its top view shown in (b). For a symmetric operation, i.e., , the common mode voltage of , and , is set to 2.5 and 0.5 V, respectively, for 3-V supply voltage. This corresponds to a maximum differential input of 1 V for both and . Fig. 12 depicts the dc transfer characteristics for this symmetric operation.
Although symmetric operation might be required for analog multipliers, it is usually possible to relax this requirement in the design of VGA's. To see this, we rewrite (2) as (18) where and are differential input voltages. In a typical gain control loop [11] , the gain control voltage is usually varied in such a way as to maintain at a certain constant level (usually at maximum) as the input voltage changes. Therefore, we can write (19) and (20) combining (19) and (20) yields (21) This shows that as the input voltage decreases, increases. This situation can also be interpreted as follows: a large control voltage (large gain) implies a small input voltage and vice versa. This observation leads to the tapered region of operation shown in Fig. 13 .
Comparison of Fig. 11(b) with Fig. 13 reveals that this characteristic of the VGA allows more efficient utilization of the operating region and can enhance the maximum input differential voltage range. In fact, an input differential voltage as high as 2 V is attainable. Fig. 14(a) shows the overall transconductance of the VGA defined as as a function of the gain control current . The transconductance of the VGA can vary by as much as 30 dB as varies between 30 and 30 A. The measured transconductance of the VGA is shown in Fig. 14(b) .
The maximum required input voltage determines the minimum supply voltage under which the multiplier functions properly. This can be determined as follows: (22) and (23) using the equal sign in (22) and (23), we write (24) and (25) Subtracting (24) and (25), we get (26) The output stage of the VGA raises certain challenges which are different from those encountered in the design of output stages in the operational amplifier (Op Amp). This is because the overall closed-loop gain of an Op-Amp circuit is usually set by the external feedback loop. The situation for the VGA output stage is totally different. The VGA output stage should possess high and precise transresistance without compromising the frequency response. A very high impedance node at the output stage can severely limit the frequency response of the VGA. Moreover, high levels of impedance cause a dc voltage at the output that shows a strong dependency on the gain control current and the input common mode voltage. At the same time, the output stage should handle large voltage swings with low signal distortion. The device sizes used in the design of the VGA are given in Table I . Fig. 16 depicts the output voltage signal of the VGA at maximum gain (29 dB) in response to a 1-kHz signal with a total harmonic distortion (THD) of 0.9%. The overall VGA gain as a function of the control current is shown in Fig. 17(a) , where the input is kept constant at 80 mV and control current is swept from 30 to 30 A. In order to investigate the large-signal behavior, the gain of the VGA is simulated while keeping the output voltage swing at its maximum (2 V ) and for different values of . This was achieved by changing the input at each gain setting such that the output is constant at 2 V . The result is shown in Fig. 17(b) . The similarity between large-and small-signal gains [see Fig. 17(a) and (b) ] illustrates the excellent linearity and minimal large-signal distortion of the circuit. Fig. 18 shows the THD of the VGA at 1 kHz and the maximum output voltage swing of 2 V as the gain control current is swept from 30 to 30 A. The input voltage gets closer to a maximum level at lower values of control current causing higher levels of THD. This can also be explained by noting that the drain current in a composite transistor increases with the input voltage and, as a result, the condition associated with (16) may not hold well, causing an increase in THD. Fig. 19 shows the variation of the dc output voltage when the input terminals are shorted and is swept from 30 to 30 A. Fig. 20 shows the small-signal frequency response of the VGA for three different values of , and Table II summarizes the simulated parameters of the VGA.
V. CONCLUSION
In this paper, we introduce an LP LV metaloxide-semiconductor-only (MOS-only) VGA. This amplifier is composed of an exponential voltage generator, analog The new sub-circuits developed could considerably help to simplify the design procedure of LV/LP VGA, particularly in the context of using a VLSI-cell library containing exponential I-V generator, multiplier, current mirror, and output stage. For completeness, a noise analysis of the VGA is given in the Appendix, which should be useful in estimating signal-to-noise ratio.
APPENDIX NOISE ANALYSIS
This section briefly discusses the thermal noise characteristics of both simple and LV composite transistors. In general, the thermal noise in the drain-source channel of an MOS transistor can be written as [16] , [17] (27) where is the Boltzmann constant and is the absolute temperature. The input thermal noise voltage can be simply The output noise current of the VGA, shown in Fig. 10(a) 
